Description:
Job Description: 10+ Years of Experience JD Digital DV within a mixed signal chip (ADC), Digital based simulation environment, Test bench not required, it is available already, Test cases to be developed. No need to develop models, Develop test plan etc.. System Verilog, Unix/Linux, Cadence tools Xcelium, Windows based tools.
Feb 25, 2026;
from:
dice.com