... Verification engineer Proven experience in UVM and constrained-random simulation environments. Strong ... a plus. Experience with EDA tools (simulation, waveform analysis, coverage tools). Excellent ...
26 days ago