Description: 8+ years of experience in ASIC/SoC verification.Strong hands-on experience with SystemVerilog and UVM methodology.Proficiency in testbench architecture, stimulus generation, and scoreboard implementation.Experience with major EDA tools such ...
2 days ago